JPH0316054B2 - - Google Patents

Info

Publication number
JPH0316054B2
JPH0316054B2 JP59167524A JP16752484A JPH0316054B2 JP H0316054 B2 JPH0316054 B2 JP H0316054B2 JP 59167524 A JP59167524 A JP 59167524A JP 16752484 A JP16752484 A JP 16752484A JP H0316054 B2 JPH0316054 B2 JP H0316054B2
Authority
JP
Japan
Prior art keywords
input
pulse
data
reference clock
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59167524A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6146642A (ja
Inventor
Tsuneyuki Kitajima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyo Communication Equipment Co Ltd
Original Assignee
Toyo Communication Equipment Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyo Communication Equipment Co Ltd filed Critical Toyo Communication Equipment Co Ltd
Priority to JP59167524A priority Critical patent/JPS6146642A/ja
Publication of JPS6146642A publication Critical patent/JPS6146642A/ja
Publication of JPH0316054B2 publication Critical patent/JPH0316054B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
JP59167524A 1984-08-10 1984-08-10 直列デ−タ伝送装置用受信デ−タサンプリングパルス発生回路 Granted JPS6146642A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59167524A JPS6146642A (ja) 1984-08-10 1984-08-10 直列デ−タ伝送装置用受信デ−タサンプリングパルス発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59167524A JPS6146642A (ja) 1984-08-10 1984-08-10 直列デ−タ伝送装置用受信デ−タサンプリングパルス発生回路

Publications (2)

Publication Number Publication Date
JPS6146642A JPS6146642A (ja) 1986-03-06
JPH0316054B2 true JPH0316054B2 (en]) 1991-03-04

Family

ID=15851291

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59167524A Granted JPS6146642A (ja) 1984-08-10 1984-08-10 直列デ−タ伝送装置用受信デ−タサンプリングパルス発生回路

Country Status (1)

Country Link
JP (1) JPS6146642A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0624355B2 (ja) * 1988-09-29 1994-03-30 株式会社ピーエフユー データ受信装置
JPH03123338U (en]) * 1990-03-27 1991-12-16

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58220534A (ja) * 1982-06-17 1983-12-22 Shinko Electric Co Ltd 同期パルス抽出回路

Also Published As

Publication number Publication date
JPS6146642A (ja) 1986-03-06

Similar Documents

Publication Publication Date Title
US5553103A (en) Circuit including a subtractor, an adder, and first and second clocked registers connected in series
US4841167A (en) Clock recovering device
US4686676A (en) Apparatus and method for determining true data in a digital data stream from distorted data
JPH0316054B2 (en])
US4464769A (en) Method and apparatus for synchronizing a binary data signal
JP2948245B2 (ja) 通信ネットワーク局のための送受信同期化装置
JP3513399B2 (ja) シリアルデータによるタイミング可変装置
JPH0644756B2 (ja) 同期クロツク発生回路
KR950002305B1 (ko) 수신데이타에 의한 동기클록발생회로
JPH04329721A (ja) データ受信方法
JPS61148939A (ja) フレ−ム同期方式
JPS63312754A (ja) エラ−発生回路
AU539338B2 (en) A method and apparatus for synchronizing a binary data signal
JP2590935B2 (ja) デジタル伝送データ再生回路
SU1615769A1 (ru) Устройство дл приема информации
JP2536435Y2 (ja) パリテイ計数回路
JPH0537508A (ja) 調歩信号のパルス幅歪補正回路
JPS61199348A (ja) 非同期検出回路
JPS62281534A (ja) フレ−ム同期パタ−ン相関検出回路
JP2003179587A (ja) データ入力装置
JPS62239742A (ja) デ−タ処理回路
JPH08204692A (ja) 伝送信号のクロックタイミング抽出方法
JPH0548588A (ja) パリテイブロツク同期方式
JPH0396140A (ja) Ｒｚ符号同期回路
JPS63158934A (ja) スタ−トビツト検出回路